riscv-rt
: Implement FPU initialization
#166
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR adds FPU initialization when compiling with the
f
ord
extensions, for the implementation of this I have updated theparse_target
function frombuild.rs
to support additional extensions, this is required until this crate is updated to rust 1.75 at which point we can usetarget_feature
.I added a little macro to help with zeroing registers, if it is preferable though happy to inline the zeroing of registers
I am new to rust & risc-v in general so apologies if there is any obvious mistakes that have been made, your feedback is greatly appreciated.
closes: #157